



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/733,402

12/12/2003

Hong Chul Kim

049128-5136

9110

9629 7590 03/07/2007
MORGAN LEWIS & BOCKIUS LLP
1111 PENNSYLVANIA AVENUE NW
WASHINGTON, DC 20004

EXAMINER

SHERMAN, STEPHEN G

ART UNIT

PAPER NUMBER

2629

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
--	-----------	---------------

3 MONTHS

03/07/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No. 10/733,402	Applicant(s) KIM, HONG CHUL	
	Examiner Stephen G. Sherman	Art Unit 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 18 January 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-5, 7-14, 16-20, 22-28 and 30 is/are rejected.
- 7) ☒ Claim(s) 6, 15, 21 and 29 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 12 December 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. This office action is in response to the amendment filed the 18 January 2007.

Claims 1-30 are pending.

Response to Arguments

2. Applicant's arguments filed the 18 January 2007 in regards to claims 1-5, 7-14, 16-20, 22-28 and 30 have been fully considered but they are not persuasive.

The applicant begins arguing the rejection of claim 1 on page 12 of the response. In the last paragraph of page 12, the applicant states that Inoue et al. discloses two distinct methods for repairing defects in a liquid crystal panel. The first being one where the gate line is floating and the data lines have no voltage applied and one in which five volts is applied to both the gate and data lines. The applicant then states that the second of the two methods is intended to be achieved only during exposure to light, and that Inoue et al. is completely silent as to applying a second voltage for electric field alignment of the ferroelectric liquid crystal using leakage current of the thin film transistor due to the first voltage, as required by independent claim 1. Next, the applicant challenges the examiner to provide documentary evidence that applying a second voltage for electric field alignment of the ferroelectric liquid crystal using leakage current of the thin film transistor generated due to the first voltage, is common

knowledge or well known in the art if the rejection of claim 1 is to be maintained. The examiner respectfully disagrees.

First of all the applicant is right, Inoue et al. is completely silent as to applying a second voltage for electric field alignment of the ferroelectric liquid crystal using leakage current of the thin film transistor due to the first voltage, and the examiner states in the rejection that Inoue et al. does not explicitly say that leakage current is used for the electric field alignment.

The applicant is also right that the rejection used two different methods taught by Inoue et al. In response to applicant's arguments against the method taught by Inoue et al. individually, the applicant is not taking into consideration the two methods as a combination with what the examiner explained in the rejection. One cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). Inoue et al. discloses the method in which five volts is applied to the data line and the gate line both for alignment of a ferroelectric liquid crystal. Inoue et al. also discloses of the gate lines being in an electrically floating state, which is when a voltage is applied to the gate lines but the voltage is not enough to turn the transistor on. Therefore, in combination, if the five volts applied to the gate lines does not turn the transistor on, then leakage current will be formed. Since this method results in alignment of the liquid crystal, the only current provided to the liquid crystal layer would be the leakage current from the

transistor and thus the leakage current would have to be what is aligning the liquid crystal. The applicants specification states in paragraph [0039] that

The alignment voltage source 63 applied a voltage below a threshold voltage of the TFTs to the gate lines during alignment with an electric field. If the voltage below the threshold voltage is applied to the gate electrode of the TFT and a field voltage is applied on the data lines D1 to Dm, a leakage current is generated between the source electrode and a drain electrode so that the field voltage is applied to the pixel electrode of the ferroelectric liquid crystal cell Clc.

Inoue et al. is providing a method in which a voltage is applied to the gate line and the data lines for electric field alignment of the liquid crystal cells. In this method Inoue et al. discloses that five volts is applied to the gate and data lines. In this method Inoue et al. does not teach that the five volts applied to the gate lines is below the threshold voltage of the transistor, however, Inoue et al. do teach of a method in which the gate lines are in a floating state, i.e. voltage is applied below the threshold. If the five volts supplied to the gate lines is below the threshold of the transistor in the method containing five volts applied the data lines, then leakage current is what will be generated to be applied to the liquid crystal cell.

The applicant apparently wants the examiner to show a reference which teaches the exact limitation provided in claim 1, however, given the explanation above, since the invention of Inoue et al. provides methods of applying voltages in the same way as the applicant's invention, the only thing that Inoue et al. does not explicitly say is that leakage current is what is generated when the TFT is in a floating state, i.e. state in which voltage is below the threshold. Therefore, although one of ordinary skill in the art already knows this, the examiner has provided the Harrington, II (US 4,943,537)

reference to prove this. Column 8, lines 16-22 state: "When the transistor is turned off, the only current being conducted through channel region 26 is leakage current. When a MOS transistor receives an applied gate voltage which is less than its threshold voltage, the transistor will normally conduct a small amount of current..." Furthermore the examiner would like to point out that claim 3 states that the first voltage, i.e. the voltage applied to the gate lines, is between -5V and 20V. The five volts applied by Inoue et al. is within this claimed range, which really means that the only limitation that Inoue et al. does not explicitly teach is that leakage current is generated, but as explained above this would be the case given the application of voltages.

With respect to the applicants argument that in one of the methods taught by Inoue et al. is conducted during exposure to light, however, this detail has nothing to do with the applicant's claimed invention. If the applicant wishes to differentiate their **CLAIMED** invention based on this feature, limitations should be added to the claims to do so. As of right now, the claims do not have a limitation preventing the method containing exposure to light.

The applicant is reminded that a rejection under 35 USC § 103(a) is used when a single reference does not teach every single limitation provided within the claims. The applicant is urged to read the section found below which is a quotation of 35 USC § 103(a):

A patent **may not** be obtained though the invention **is not identically disclosed or described** as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole **would have been obvious at the time the invention was made to a person having ordinary skill in the art** to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

5. Claims 1, 3-5, 7-9, 11-14, 16, 18-20, 22, 24, 26-27 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue et al. (US 2003/0067579).

Regarding claim 1, Inoue et al. disclose an electric field alignment method of liquid crystal display (Abstract), comprising the steps of:

applying a first voltage to a gate terminal of a thin film transistor for driving a liquid crystal cell having ferroelectric liquid crystal, wherein the first voltage is below a threshold voltage of the thin film transistor (Paragraph [0178] explains that the gate line is floating meaning that a voltage is applied but the voltage is not enough to turn the

transistor ON. Paragraph [0270] explains this method can be used with a ferroelectric liquid crystal panel that needs treatment for alignment. Paragraph [0180] also explains that 5 volts could be applied to the gate lines.); and

supplying a second voltage for electric field alignment of the ferroelectric liquid crystal to the liquid crystal cell (Paragraph [0180] explains that 5 volts is applied to the data line during the time in which the gate line is in the floating state, which is also 5 volts, and that this voltage is applied to the liquid crystal.).

Although Inoue et al. does not explicitly say that leakage current is generated due to the first voltage and that this leakage current is what causes the alignment, the examiner understands that if the gate line is in the floating state, i.e. the transistor is turned OFF but voltage is applied to it, then the voltage applied from the data lines to the source, which is 5 volts, will not pass through the transistor but instead current will leak from the transistor since the transistor is also receiving voltage at the gate from the gate line. This means that the current able to leak through the drain of the transistor is a leakage current and this creates the voltage which is applied to the liquid crystal for alignment. Therefore, the voltages applied to the gate and data lines as taught by Inoue et al. cause a leakage current on the transistor, and thus the liquid crystal molecules are aligned.

Regarding claim 3, Inoue et al. disclose the method according to claim 1, wherein the first voltage is between about -5 volts to about 20 volts (Paragraph [0180]

explains that the voltage applied to the gate lines is 5 volts, which is between -5 and 20.).

Regarding claim 4, Inoue et al. disclose the method according to claim 1.

Although Inoue et al. fail to explicitly teach wherein the first voltage is between about 0 volt to 1 volt, it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to do so since Inoue et al. already teaches of a voltage within the range of -5 to 20 as claimed in claim 3, which is 5 volts, and also teaches that the gate lines are in a floating state. Therefore making the range between 0 and 1 is only a matter of design choice.

Regarding claim 5, Inoue et al. disclose the method according to claim 1, wherein the first voltage is floating (Paragraph [0178]).

Regarding claim 7, Inoue et al. disclose an electric field alignment method of ferroelectric liquid crystal display having ferroelectric liquid crystal cells in which a thin film transistor is formed at crossings of data lines and gate lines (Figure 6), comprising the steps of:

supplying a first voltage below a threshold voltage of the thin film transistor to the gate lines (Paragraph [0178] explains that the gate line is floating meaning that a voltage is applied but the voltage is not enough to turn the transistor ON. Paragraph [0270] explains this method can be used with a ferroelectric liquid crystal panel that

needs treatment for alignment. Paragraph [0180] also explains that 5 volts could be applied to the gate lines.);

supplying a second voltage to the data lines for electric field alignment of the ferroelectric liquid crystal by using leakage current flowing in the thin film transistor (Paragraph [0180] explains that 5 volts is applied to the data line during the time in which the gate line is in the floating state, which is also 5 volts, the that this voltage is applied to the liquid crystal.).

Although Inoue et al. does not explicitly say that leakage current is generated due to the first voltage and that this leakage current is what causes the alignment, the examiner understands that if the gate line is in the floating state, i.e. the transistor is turned OFF but voltage is applied to it, then the voltage applied from the data lines to the source, which is 5 volts, will not pass through the transistor but instead current will leak from the transistor since the transistor is also receiving voltage at the gate from the gate line. This means that the current able to leak through the drain of the transistor is a leakage current and this creates the voltage which is applied to the liquid crystal for alignment. Therefore, the voltages applied to the gate and data lines as taught by Inoue et al. cause a leakage current on the transistor, and thus the liquid crystal molecules are aligned.

Regarding claim 8, Inoue et al. disclose the method according to claim 7, further comprising the step of:

supplying video data to the data lines during normal driving of the liquid crystal display (Paragraph [0166] explains that during normal writing the data bus line writes a voltage to the pixel electrode, i.e. video data is supplied to the lines.).

Regarding claim 9, Inoue et al. disclose the method according to claim 7, further comprising the step of:

supplying scan voltage set to more than the threshold voltage of the thin film transistor to the gate lines during normal driving of the liquid crystal display (Paragraph [0166] explains that during normal writing the gate bus line acts as a switch for supplying the video data, meaning that the gate voltage applied turns On the transistor to allow the data voltage to pass.).

Regarding claim 11, this claim is rejected under the same rationale as claim 3.

Regarding claim 12, this claim is rejected under the same rationale as claim 4.

Regarding claim 13, this claim is rejected under the same rationale as claim 5.

Regarding claim 14, Inoue et al. disclose the method according to claim 7, wherein the voltage of mutually contrary polarity is applied to the data lines (Paragraph [0180] explains that 5 volts are applied to the data lines and this voltage is mutually contrary in polarity to a negative voltage.).

Regarding claim 16, Inoue et al. disclose a liquid crystal display (Figure 6), comprising:

a plurality of ferroelectric liquid crystal cells (Figure 6 and paragraph [0270]);

a plurality of thin film transistors for driving each of the plurality of ferroelectric liquid crystal cells (Figure 6 shows transistors at each cell as explained in paragraph [0178].); and

an electric field alignment circuit for applying a first voltage below a threshold voltage of the thin film transistor to a gate terminal of the thin film transistor and for aligning the plurality of ferroelectric liquid crystal cells under an electric field by using leakage current of the thin film transistor (Paragraph [0178] explains that the gate line is floating meaning that a voltage is applied but the voltage is not enough to turn the transistor ON. Paragraph [0270] explains this method can be used with a ferroelectric liquid crystal panel that needs treatment for alignment. Paragraph [0180] also explains that 5 volts could be applied to the gate lines.).

Although Inoue et al. does not explicitly say that leakage current is generated due to the first voltage and that this leakage current is what causes the alignment, the examiner understands that if the gate line is in the floating state, i.e. the transistor is turned OFF but voltage is applied to it, then the voltage applied from the data lines to the source, which is 5 volts, will not pass through the transistor but instead current will leak from the transistor since the transistor is also receiving voltage at the gate from the gate line. This means that the current able to leak through the drain of the transistor is

a leakage current and this creates the voltage which is applied to the liquid crystal for alignment. Therefore, the voltages applied to the gate and data lines as taught by Inoue et al. cause a leakage current on the transistor, and thus the liquid crystal molecules are aligned.

Regarding claim 18, this claim is rejected under the same rationale as claim 3.

Regarding claim 19, this claim is rejected under the same rationale as claim 4.

Regarding claim 20, this claim is rejected under the same rationale as claim 5.

Regarding claim 22, Inoue et al. disclose a ferroelectric liquid crystal display, comprising:

a liquid crystal panel having ferroelectric liquid crystal cells (Figure 6 and paragraph [0270]);

data lines and gate lines (Figure 6);

thin film transistors for supplying voltage on the data lines to the liquid crystal cells in response to a scan voltage on the gate line (Figure 6 shows transistors at each cell as explained in paragraph [0178].);

a gate driver for supplying a first a voltage below threshold voltage of the thin film transistor to the gate lines(Paragraph [0178] explains that the gate line is floating meaning that a voltage is applied but the voltage is not enough to turn the transistor ON.

Paragraph [0270] explains this method can be used with a ferroelectric liquid crystal panel that needs treatment for alignment. Paragraph [0180] also explains that 5 volts could be applied to the gate lines. Also the examiner interprets that if a voltage is able to be applied to the lines then there would need to be a driver to do so.); and

a data driver for supplying a second voltage for electric field alignment to the data lines during electric field alignment of the liquid crystal cell (Paragraph [0180] explains that 5 volts is applied to the data line during the time in which the gate line is in the floating state, which is also 5 volts, the that this voltage is applied to the liquid crystal. Also the examiner interprets that if a voltage is able to be applied to the lines then there would need to be a driver to do so.).

Although Inoue et al. does not explicitly say that leakage current is generated due to the first voltage and that this leakage current is what causes the alignment, the examiner understands that if the gate line is in the floating state, i.e. the transistor is turned OFF but voltage is applied to it, then the voltage applied from the data lines to the source, which is 5 volts, will not pass through the transistor but instead current will leak from the transistor since the transistor is also receiving voltage at the gate from the gate line. This means that the current able to leak through the drain of the transistor is a leakage current and this creates the voltage which is applied to the liquid crystal for alignment. Therefore, the voltages applied to the gate and data lines as taught by Inoue et al. cause a leakage current on the transistor, and thus the liquid crystal molecules are aligned.

Regarding claim 24, this claim is rejected under the same rationale as claim 9.

Regarding claim 26, this claim is rejected under the same rationale as claim 3.

Regarding claim 27, this claim is rejected under the same rationale as claim 4.

Regarding claim 30, this claim is rejected under the same rationale as claim 5.

6. Claims 2, 10, 17 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue et al. (US 2003/0067579) in view of APA (Figures 1-5 and page 2, paragraph [0003] to page 9, paragraph [0018] of the specification.).

Regarding claim 2, Inoue et al. disclose the method according to claim 1.

Inoue et al. fail to teach wherein the liquid crystal cell is a Half V-Switching mode ferroelectric liquid crystal cell.

APA discloses wherein a liquid crystal cell is a Half V-Switching mode ferroelectric liquid crystal cell (Paragraph [0012]).

Therefore it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to make the ferroelectric liquid crystal cells taught by Inoue et al. into a Half V-Switching mode ferroelectric liquid crystal cell as taught by APA in order to have the advantage of high-speed response and wide viewing angle.

Regarding claim 10, this claim is rejected under the same rationale as claim 2.

Regarding claim 17, this claim is rejected under the same rationale as claim 2.

Regarding claim 25, this claim is rejected under the same rationale as claim 2.

7. Claims 23 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue et al. (US 2003/0067579) in view of Youn (US 2002/0089485).

Regarding claim 23, Inoue et al. disclose the ferroelectric liquid crystal display according to claim 22.

Inoue et al. fail to teach wherein the data driver supplies video data to the data lines by column inversion method during normal driving of the liquid crystal display.

Youn discloses of a liquid crystal device wherein a data driver supplies video data to data lines by a column inversion method during normal driving of the liquid crystal display (Paragraphs [0010]-[0011] explains that the signal voltage is inverted on a column-by-column basis.).

Therefore it would have been obvious to “one of ordinary skill” in the art at the time the invention was made to use the column inversion driving method taught by Youn in the liquid crystal device taught by Inoue et al. in order to correct the problematic characteristic of the liquid crystal material that the liquid crystal material is degraded under the electric field continuously supplied in one direction.

Regarding claim 28, Inoue et al. disclose the ferroelectric liquid crystal display according to claim 22.

Youn discloses of a liquid crystal device wherein a data driver supplies video data to data lines by a column inversion method during normal driving of the liquid crystal display (Paragraphs [0010]-[0011] explains that the signal voltage is inverted on a column-by-column basis.).

Therefore it would have been obvious to “one of ordinary skill” in the art at the time the invention was made to use the column inversion driving method taught by Youn in the liquid crystal device taught by Inoue et al. in order to correct the problematic characteristic of the liquid crystal material that the liquid crystal material is degraded under the electric field continuously supplied in one direction.

Inoue et al. and Youn fail to teach that the column inversion method is applied during electric field alignment of the ferroelectric liquid crystal, however, it would have been obvious to “one of ordinary skill” in the art at the time the invention was made to also use the column inversion method during electric field alignment in order to correct the problematic characteristic of the liquid crystal material that the liquid crystal material is degraded under the electric field continuously supplied in one direction.

Allowable Subject Matter

8. Claims 6, 15, 21 and 29 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

9. The following is a statement of reasons for the indication of allowable subject matter:

Regarding claims 6 and 21, the main reason for indicating allowable subject matter is that the prior art references of record do not teach singularly or in combination the limitation "wherein the second voltage has uniformly maintained polarity and is applied to a source terminal of the thin film transistor such that the second voltage is supplied from the source terminal to a pixel electrode of the liquid crystal cell via leakage current of the thin film transistor to a drain terminal of the thin film transistor that is connected to the pixel electrode."

Regarding claims 15 and 29, the main reason for indicating allowable subject matter is that the prior art references of record do not teach singularly or in combination the limitation "wherein the polarity of voltage supplied to each of the data lines is uniformly maintained during electric field alignment of the ferroelectric liquid crystal cells."

Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Baek et al. (US 2004/0119931) disclose an electric field alignment method of a ferroelectric liquid crystal display device in which the late lines may maintain an electrically floating state, wherein a voltage is not supplied upon the electric field alignment of the ferroelectric liquid crystal cell, and the alignment voltage source may be supplied to the pixel electrode of the liquid crystal cell by the leakage current of the TFT (Paragraph [0060]).

11. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.


12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen G. Sherman whose telephone number is (571) 272-2941. The examiner can normally be reached on M-F, 8:00 a.m. - 4:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on (571) 272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

SS

AMR A. AWAD
SUPERVISORY PATENT EXAMINER



26 February 2007